International Journal for Multidisciplinary Research (IJFMR)
E-ISSN: 2582-2160 ● Website: www.ijfmr.com ● Email: editor@ijfmr.com

Low-Power Processor Design: Techniques for Energy-Efficient Computing in IoT and Edge Devices

Karthik Wali

ASIC Design Engineer
ikarthikw@gmail.com

Abstract

The development of IoT and edge computing has given rise to the requirement of low-power processors. Efficiency has become an important factor that is necessary to consider for purposes of attaining longer battery life and lower expenses. This paper comprehensively reviews various strategies used to minimize power consumption in IoT and edge processors. Some of them are Dynamic Voltage And Frequency Scaling (DVFS), Near Threshold Computing (NTC), adaptive power management, and workload optimization. A number of experiments and case studies are used to analyse the applicability of these techniques and their effect on the efficiency of processor schemes. In addition, this paper includes a comparative analysis of recent intellectual low-power processors. The review of relevant articles underlines the importance of architectural advancements, technological advancements, and collaborations between software and hardware systems in creating energy-efficient computing.

Keywords: Low-power processor, IoT, Edge computing, Energy-efficient Computing, DVFS, NTC, Power management, Workload optimization

1. Introduction

This is due to the rising trends in the IoT and edge computing that call for the use of energy-efficient computing devices that are not compromised in their performances. [1-4] In difference with traditional processors, the current ones are intended for performance focused applications, which usually cause high power consumption. Nonetheless, IoT and edge devices are confined to power limitations of devices, and thus, low-power processor design is one of the focal areas of research.

1.1. The Need for Low-Power Processors

There is a growing need for low power consumption in processors in almost all forms of computing systems, such as IoT, mobility, and edge computing systems. It is, therefore, important in today's electronics that there are low-power processors that help bring about efficient energy utilization, less heating of batteries, and excellent energy conservation. The subsequent sections analyze the major factors contributing to the need for low-power processors in the current technologies.



Figure 1: The Need for Low-Power Processors

- **Energy Efficiency for IoT and Embedded Systems:** Smart things and other programmable and embedded devices have limited power availability, primarily in the form of batteries, so low-power processors are needed to prolong the lifetime of these devices. These low-power processors are suitable for use in applications such as portable health monitoring gadgets, fitness wearable devices and remote monitoring systems since they do not require constant replacement of their batteries.
- **Extended Battery Life in Mobile Devices:** Cell phones, tablets, laptops and many other portable devices depend on efficient energy processing and creating a powerful CPU with low energy consumption. These low-power processors enable multiple applications to run in the device at the same time, thereby making the device more user-friendly since it does not drain power as much so that a user is required to charge it over and over. Such techniques include Dynamic Voltage and Frequency Scaling (DVFS),which conserve the battery by adjusting the power usage according to the tasks required.
- **Reduced Heat Generation and Thermal Management:** In the case of high electric power consumption, high thermal dissipation occurs, which has implications for the reliability and performance of a processor. Low power consumption results in a low amount of heat that is produced; for this reason, little use is made of cooling methods that entail fans or heat sinks. This is especially helpful in compact devices, such as mobile phones and IoT sensors, whose thermal control is complex. Less heat is also beneficial to the hardware, lengthening the lifespan of the system and increasing stability.
- **Sustainable and Environment-Friendly Computing:** Power optimizers help minimize energy consumption, hence having low power energy consumption, which is beneficial in environmental conservation. The vary of the data center and the cloud infrastructure has had a concomitant increase in demand for power which in return fuels the carbon emissions. Therefore, technologies for the usage of low-power processors enable companies to reduce electricity consumption and contribute to environmentally friendly computing.
- **Optimized Performance for Edge AI and Machine Learning:** Since edge computing has become the new trend in AI applications, it is crucial to have low-energy processors for instant convolutional computations. More compute-optimized drop in between the two like062, where

machines must perform functions such as running self-driving cars, intelligent security systems imaging, and voice reconnaissance with the least power consumption while consuming the least power consumption possible. These make them an important aspect in developing next-generation artificial intelligence embedded devices.

1.2. Challenges in Low-Power Processor Design

Powering an SoC from a battery has certain difficulties because energy efficiency has to be taken into account, along with the processor's performance, reliability, and scalability. [5-7] Since current computing devices continue to become smaller and incorporated into energy-saving designs, these issues must be addressed for the best processor interaction.



Figure 2: Challenges in Low-Power Processor Design

- **Power Consumption Constraints:** IoT devices, along with embedded systems, are constrained in power supply, including battery or energy harvesting. A significant issue that has to be addressed is efficient computation with low power consumption, in particular, because excessive power consumption reduces battery lifespan and leads to more frequent charges. With such techniques as Dynamic Voltage and Frequency Scaling (DVFS) and power gating, many more improvements have to be made to energy usage without compromising the power.
- **Thermal Management:** Low-power processors realize lower power consumption, but converting power into heat poses a reliability and systems stability problem. Thermal regulation is crucial to prevent the components from overheating and not use cooling products like fans. Measures including power gating, technology advancements in the transistor, and better workload management prevent or reduce heat generation. Temperature control guarantees that electronics such as ECUs and IoT gadgets work for an extended period without a cooling system or air circulation systems.
- **Processing Latency:** A common set of applications include real-time artificial intelligence computations, robotics, smart sensors, etc., which demand low latency data processing at the same time as low energy consumption. Energy savings should, therefore, not result in increased latency levels since applications actively rely on low response times. Techniques employed include parallel processing, workload-aware scheduling, or designing lightweight, intelligent models to meet energy consumption challenges and real-time factors.
- **Scalability and Reliability:** Low-power processors have been required for their scalability and flexibility in various types of work while having sufficient dependability. To elaborate, with

ever-growing levels of interconnectivity in devices, these power-efficient processors have to perform higher levels of computation workloads without significant degradations in their performance. However, variations in the process can cause a decrease in reliability issues, environmental conditions, and effects associated with using the item for the longterm. They include facilitating predictable performance, developing good error control, and using low-power supply selection for scaled-up computing designs.

2. Literature Survey

2.1. Dynamic Voltage and Frequency Scaling (DVFS)

Dynamic Voltage and Frequency Scaling (DVFS) is a power management strategy used frequently which adjusts the voltage and the frequency of the processor according to the demand. This paper presents the dynamic voltage and frequency scaling algorithm and operating system, which decrease the voltage and switching frequency of CPU during computation insufficient for the low power mobile and embedded system computation; hence, the power consumption is reduced, and therefore, excessive heat produced is minimized, and battery resources are conserved. Several studies show that DVFS can provide considerable power saving and sometimes power cuts by more than 50% in some applications. [8-11] However, one of the main problems here is the trade-off between energy consumption and execution time because extreme frequency shrinking in different processor types may lead to longer execution time and, therefore, to a non-desirable result in terms of power consumption. Sophisticated forms of DVFS use artificial intelligence predictions of workload fluctuations to make more accurate decisions on scaling while in use.

2.2. Near-Threshold Computing (NTC)

Near-threshold computing (NTC) is an approach to reduce power consumption to close to the minimum voltage the transistors can use in a circuit. Working at such a voltage close to the threshold voltage increases energy efficiency and reduces dynamic power dissipation because the power dissipation is a quadratic function of the voltage. Although this reduces power consumption by half, it also brings in problems concerning more variability, instabilities, and noises in the processed signals. Decreased performance, high error rates, and irregularity of circuit operations usually follow such effects. They have presented numerous architectural and circuit-level solutions for these issues and, to remove them, make NTC one of the efficient approaches for energy-constrained systems.

2.3. Adaptive Power Management

Adaptive power management is the use of real-time workload analytics and the ability to anticipate energy use. The key difference between static and dynamic power control methods is that while the former is rigid, the latter changes settings according to the application utilization, user activity, and/or environmental conditions. Current processors use machine learning and AI to analyze the workload and predict the changes that should be made to save power usage. For example, proactive power gating and dynamic resource management allow processors to work at the lowest energies but are combinable and powerful from a performance perspective. In addition, they are most suitable in environments where task execution is partitioned across several processing elements to conserve energy and enhance the product's durability.

2.4. Workload Optimization Techniques

Manpower management is vital to energy conservation since it is a main ingredient in determining the power consumption of low-power processors. Intelligent and optimal task scheduling, data offloading and power gating are dynamic means of distribution and management of resources to reduce power consumption. Time sharing enables important processes to be allocated resources while other processes, not so crucial, utilize less power. Energy intensive computations can also be shifted to other co-processors or even moved to cloud systems to help to reduce the loads on primary processors. Also, intelligent power gating that switches off nonoperational circuit blocks constitutive of a processor helps to minimize static power leakage. Research shows that the best-revealed approach in terms of workload management is to use both the hardware and the software systems together to achieve the least amount of power consumption while at the same time giving an excellent performance.

3. Methodology

3.1. Processor Design Framework

Low-power processor design architecture assimilates several optimization approaches to optimize energy consumption without reduced performance. [12-16] This includes optimizing power usage by using the right management of power systems, hardware designs that do not consume large amounts of power, and proper distribution of workloads among different platforms.



Figure 3: Processor Design Framework

- **Voltage Scaling Techniques:** Voltage scaling methods are applied to control the supply voltage on the processor according to the actual workflow. Decreasing voltage has a quadratic impact on power dissipation; that is why it is one of the most beneficial approaches for achieving low power consumption. DVFS makes it possible to adjust the voltage to a lower level during low utilization and to increase voltage whenever a high processing power is needed.
- **Clock Gating and Power Gating:** These two techniques, clock gating and power gating, are crucial in reducing dynamic and static power consumption. Clock gating turns off the clock to inactive blocks, which helps reduce energy consumption. Power gating differs from clock gating, where some or the entire processor block is often turned off to minimize leakage power. When used with proper usage control programs, they help conserve the battery life in ports, cell phones, and other portable devices.
- **Efficient Memory Hierarchies:** Due to the effective utilization of hierarchies of memory, one can achieve the major objectives of minimizing the power consumption of a system while at the same time enhancing the performance of the same. Cache partitioning, integration of non-volatile

memory, and adaptive memory access are the things that are of utmost importance because they reduce energy consumption from memories. Optimizing data movement so that memory access is efficient means reducing the power consumed by the processor while interrogating the workloads to the best of the different levels of memory hierarchy.

- **Hybrid Processing Architectures:** These two styles are mixed to develop hybrid processing architectures where a processor is composed of both high-performance and low-power cores. For instance, the heterogeneous multi-core processors can partition the workload into high-power or low-power cores, depending on the requirements. This makes it possible to have an adaptive power control, which means that the time-honored high-power cores can be used incessantly only when needed most while having low-power con cores help in the background duties to consume minimal energy.

3.2. Experimental Setup

The low-power processors are tested under different workloads to assess how well they perform and how much energy they consume. Specifically, the evaluation targets include power consumption, computational speed, and interactive responsiveness to various architectures. The given test environment has three main categories, all aimed at low-power consumption applications.

Figure 4: Experimental Setup

- **ARM Cortex-M Series Processors:** Specifically, the ARM Cortex-M series of processors are commonly implanted in embedded systems, IoT devices, and real-time applications because of their efficiency. Some of these processors are dynamic voltage scaling, features such as sleep modes, and/or hardware accelerators that reduce energy utilization. Their evaluation focuses on their applicability for low-power systems where they are tested with sensors and various control tasks.
- **RISC-V-Based Low-Power Cores:** RISC-V low-power cores are another open-source solution for developing efficient power-saving processors for diverse devices. These cores have fewer instructions, making it easier for them to manage power consumption and adjust their performance. The assessment is made on their performance in the ultra-low power consumption fields, including Wearable devices and battery-operated embedded systems.
- **Edge AI Processors:** The edge AI processors are designed specifically for the machine learning computations to be implemented at the edge, away from cloud systems. These processors also include dedicated AI accelerators, namely Neural Processing Units (NPUs) and efficient DSPs, to perform the inference in real-time with low power. The evaluation assesses the effectiveness of both approaches in implementing AI-related tasks such as picture identification and sensor incorporation at a minimal energy cost.

3.3. Performance Metrics

For assessing the efficiency of low-power CPUs, a certain list of parameters is used, which reflect power dissipation, running speed, power consumption per unit of time and workspace temperature. It is interesting to note that these are aspects that help evaluate how well a processor can handle performance and power consumption optimization based on the workload.



Figure 5: Performance Metrics

- **Power Consumption (mW):** When Measured In Milliwatts (mW), power consumption is a significant figure that represents the energy usage of the processor when in use. Power consumption should be lowered for portable battery-driven and neat or embedded systems to improve operational lifespan. In the context of this evaluation, both the dynamic and the static power consumption are considered to select the most optimized architectures for processing.
- **Execution Time (ms):** Execution time expressed in Milliseconds (ms) is the time needed to finish a particular workload. Higher values of ExecutionTime/Freq imply better system throughput in terms of instructions per second but have to meet power requirements in parallel. This work reviews the execution time of low-power processors in various workloads to evaluate the processor's capability to deliver high performance with low energy.
- **Energy Efficiency (MIPS/W):** Energy efficiency MIPS/W stands for Millions of Instructions Per Second per Watt and determines how many computations can be done per watt consumed. Higher MIPS/W MIPS Per Watt implies that the chip's core is designed to utilize less power for the same processing capacity as other chips of similar MIPS rating. This metric is especially significant in applications that require uninterrupted operation in low power, such as IoT and edge AI devices.
- **Temperature Profile (°C):** The temperature profile is usually represented in degrees Celsius (°C) and is informative of the thermally of a processor when in use. Thus, high temperatures are detrimental to performance, decrease the lifetime of devices, and require more cooling. Temperature control is achieved to keep the temperature variations of workload across the processors to these thermal limits while optimizing its use.

4. Results and Discussion

4.1. Power Efficiency Comparison

Benchmarking study on select low-power processors identifies the range of their power dissipation, processing speed, and power consumption efficiency. It is important to note that all these metrics are useful in determining the suitability of processors in systems, from simple ones such as embedded systems up to advanced artificial intelligence edge computing systems. The following briefly glimpse the variations between ARM Cortex-M4, RISC-V Core, and Edge AI Core, as depicted in the table below.

Table 1: Power Efficiency Comparison of Low-Power Processors

Processor Model	Power Consumption (%)	Performance (%)	Energy Efficiency (%)
ARM Cortex-M4	31.25%	29.41%	28.57%
RISC-V Core	25.00%	23.53%	32.14%
Edge AI Core	37.50%	44.12%	35.71%



Figure 6: Graph representing Power Efficiency Comparison of Low-Power Processors

- **Power Consumption (%):** Power consumption is one of the features that are very important in energy-conscious applications. The RISC-V Core has the lowest power utilization at 25.00 %, which is considered, RISC-V Core is the most efficient in terms of power. The ARM Cortex-M4 takes up 31.25% of the power consumption and is an optimal solution, combining opera and efficiency. On the other hand, the highest power consumption is observed from the Edge AI Core at 37.50%. Furthermore, the Core Layer shows a power consumption rate of 32.50% the highest power consumption is attributed to the proportionate increase in the processing ability expected in Edge AI Core but specifically in relation to AI workloads.
- **Performance (%):** Performance measured as an average of MIPS for all processors, expressed as a percentage adds to the measure of computation capacity of individual architectures. The Edge AI Core takes the foremost with 44.12% which will help the device undertake numerous AI and machine learning tasks fast. The ARM Cortex-M4 has a 29.41% rating, which puts it in the middle of the list of the mid-performance microprocessors. The baseline RISC-V Core

contributes only 23.53%, so using it will be ideal, especially for applications that do not require many computations but an efficient power usage.

- **Energy Efficiency (%):** Energy consumed per million instructions is defined by MIPS per watt (MIPS/W) and measures how the processor's power is utilized to operate. The tier interaction of RISC V Core has the highest energy efficiency of 32.14 percent, making it most appropriate for any ultra-low power application. Next is the Edge AI Core, with 35.71%, further confirming that it consumes quite a high amount of points but successfully translates them into performance. The power consumption of the ARM Cortex-M4 is at 28.57%,which keeps it efficient in general embedded systems.

4.2. Effect of DVFS on Power Savings

Reducing power consumption in processors is an imperative strategy in current processors and one of the methods applied is known as Dynamic Voltage and Frequency Scaling (DVFS). Since the core dynamically decides voltage and frequency in response to the real workload, DVFS minimizes the power consumed from the AC supply while balancing execution speed and energy consumption. Since this technique is especially effective for extending the battery life in constrained systems such as embedded systems, mobile devices, and IoT systems, it is also known as the energy conservation technique. This makes it possible for the processor to run at the lowest voltage and frequency sufficient for the required load in any specific operation.

Table 2: Power Reduction Due to DVFS and NTC

Technique	Power Reduction (%)
DVFS	30%
NTC	20%



Figure 7: Graph representing Power Reduction Due to DVFS and NTC

- **Dynamic Voltage and Frequency Scaling (DVFS):** Research has shown that as much as a 30% power reduction is possible, which makes DVFS one of the best LP design techniques. To further illustrate how the processor manages to reduce the electrical power used by the computer, the voltage of the power supply and the frequency with which the processing circuit is refreshed are

lowered during conditions where minimal computational duties are required. This is important, especially for the areas of energy demand, for example, affecting tools like portable electronics and cloud services. Besides that, one of the benefits directly attributed to the use of DVFS is the reduction of heat dissipation, resulting in better thermal management and improved reliability.

- **Impact of Near-Threshold Computing (NTC):** Another technique that can be used as an extension to ultralow voltage Threshold Voltage (TV) is Near-Threshold Computing (NTC),which works on the principle of using the threshold voltage close to the transistor voltage. It can offer a further 20% power reduction compared to what DVFS achieves, and therefore it is useful for ultra-low power more than DVFF. However, NTC brings reliability issues compared to the standard BJT because reduced operating voltages cause the system to become sensitive to process, temperature, and voltage variations. Therefore, These reliability issues must be addressed through error control measures and power control methods.

4.3. Thermal Analysis

Power dissipation is always a concern in low-power processors because elevated temperatures can result in diminished performance, reduced reliability of the chip, and the need for extra cooling systems. There is a clear link between low power usage and lower thermal generation, resulting in improved system dependability and performance. Thus, reducing the power required allows the processors to work within an acceptable temperature range to avoid thermally activated failures.To address the need for heat dissipation in the device, the processors must use less power and generate as much heat that requires active cool solutions such as heat sinks and fans. It would be pertinent to point out that RISC-V Core exhibits the best power efficiency based on the power consumption result that pegs its average temperature at 40°C, producing low heat. The ARM Cortex-M4 is a moderate power-efficient core that works at 45-pin running, regulating power utilization and speed.

On the other hand, the Edge AI Core, which in this case provides the highest performance, has the highest temperature of 50 ° C because of the increased power consumption for AI and additional loads.Power gating saves power, providing better heat management within the IC. Power gating intends to save power by selectively switching off the inactive circuits in a processor to avoid heat production in use cases such as IoT and mobiles. In this technique, processors and other components are safely maintained within the desirable temperature range and maximized energy efficiency is achieved.

5. Conclusion

As for why low power processors are important and bring the mentioned benefits for computing, one has to look into the design and optimization of such processors. Since power consumption is still a significant issue in the present generation of processors, optimization techniques have been implemented to tackle the power performance problems. This study proves that utilizing low voltage and low frequency and managing power consumption based on the workload, near-threshold computing, and adaptive power supply effectively reduces power consumption while keeping up the computation efficiency. They are used to extend battery life, reduce power dissipation, and improve the dependability of low-power microprocessors. Among the discussed techniques, Dynamic Voltage and Frequency Scaling (DVFS) is one of the most efficient; it reached a power saving of up to 30% through the active change in voltage and frequency depending on the processor's workload. This will allow the processor to draw only the amount of power needed to complete a certain task and use energy-efficient solutions that

will have almost no effect on performance. NT C also managed to take power savings to another notch higher to about 20% before applying near-threshold voltage to the processors added to the circuitry, this lowers reliability because of increased sensitivity to process variations. These results indicate that by combining the use of both DVFS and NTC, it is possible to have improved efficient power consumption while avoiding the drawbacks associated with efficiency.

Moreover, other efficient power control strategies, power gating, and workload-aware task scheduling are some of the ways that can help reduce energy wastage. Power gating is very effective in avoiding leakage power consumption by switching off the non-functioning parts of the processor, and it, similar to clock gating, also aids in controlling the thermal management, hence enhancing the stability of the circuit. From the same study, we understood that low-power CPUs reduce heat production,which calls for several active cooling technologies that can lower the lifespan of an embedded system. For instance, the RISC-V Core produced the lowest thermal dissipation at 40°C, further showcasing itself as a perfect device for ultra-low power devices.They help us acknowledge significantly the importance of a design synergy between the hardware and software to construct energy-efficient processors. Some efficient workload management strategies, such as smart scheduling and offloading, allow processors to dynamically manage resources based on workload requirements and increase power efficiency. As for the power control and management mechanics in future work, the main objective is to use machine learning algorithms for more sophisticated power control and management. When these chips incorporate AI-based workload prediction algorithms, the low-power processors can efficiently manage the power demands of various applications, bringing additional efficiency benefits. Thus, the prolonged enhancement of existing power-saving methods and intelligent power management will be the key foundational components to create future power-efficient processors for current and potential applications in software-defined industries.

References

1. Jayakumar, H., Raha, A., Kim, Y., Sutar, S., Lee, W. S., & Raghunathan, V. (2016, January). Energy-efficient system design for IoT devices. In 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC) (pp. 298-301). IEEE.
2. Pan, C., Xie, M., & Hu, J. (2018). ENZYME: An energy-efficient transient computing paradigm for ultralow self-powered IoT edge devices. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 37(11), 2440-2450.
3. Lapegna, M., Balzano, W., Meyer, N., & Romano, D. (2021). Clustering algorithms on low-power and high-performance devices for edge computing environments. Sensors, 21(16), 5395.
4. Lee, J., Kang, S., Lee, J., Shin, D., Han, D., & Yoo, H. J. (2020). The hardware and algorithm co-design for energy-efficient DNN processors on edge/mobile devices. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(10), 3458-3470.
5. Kim, W., Gupta, M. S., Wei, G. Y., & Brooks, D. (2008, February). System-level analysis of fast, per-core DVFS using on-chip switching regulators. In 2008 IEEE 14th International Symposium on High-Performance Computer Architecture (pp. 123-134). IEEE.
6. Martin, T. L., &Siewiorek, D. P. (1999, October). Non-ideal battery properties and low power operation in wearable computing. In Digest of papers. Third International Symposium on Wearable Computers (pp. 101-106). IEEE.
7. Rabaey, J. (2009). Low power design essentials. Springer Science & Business Media.

8. Bol, P. D. (2015). Design of a Serial Transceiver for Ultra-Low-Power Vision Sensor Nodes (Doctoral dissertation, École Polytechnique).
9. Hanson, S., Zhai, B., Bernstein, K., Blaauw, D., Bryant, A., Chang, L., ... & Sylvester, D. M. (2006). Ultralow-voltage, minimum-energy CMOS. IBM journal of research and development, 50(4.5), 469-490.
10. Palem, K. V. (2005). Energy-aware computing through probabilistic switching: A study of limits. IEEE Transactions on Computers, 54(9), 1123-1137.
11. Rangan, K. K., Wei, G. Y., & Brooks, D. (2009). Thread motion: fine-grained power management for multi-core systems. ACM SIGARCH Computer Architecture News, 37(3), 302-313.
12. Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A., & De, V. (2003, June). Parameter variations and impact on circuits and microarchitecture. In Proceedings of the 40th annual Design Automation Conference (pp. 338-342).
13. Tiwari, V., Singh, D., Rajgopal, S., Mehta, G., Patel, R., & Baez, F. (1998, May). Reducing power in high-performance microprocessors. In Proceedings of the 35th annual Design Automation Conference (pp. 732-737).
14. Rountree, B., Lownenthal, D. K., De Supinski, B. R., Schulz, M., Freeh, V. W., & Bletsch, T. (2009, June). Adagio: making DVS practical for complex HPC applications. In Proceedings of the 23rd International Conference on Supercomputing (pp. 460-469).
15. Mittal, S. (2014). A survey of techniques for improving energy efficiency in embedded computing systems. International Journal of Computer Aided Engineering and Technology, 6(4), 440-459.
16. Pedram, M. (2001, January). Power optimization and management in embedded systems. In Proceedings of the 2001 Asia and South Pacific Design Automation Conference (pp. 239-244).
17. Ekanayake, V., Kelly IV, C., & Manohar, R. (2004, October). An ultra-low-power processor for sensor networks. In Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems (pp. 27-36).
18. De, V., & Borkar, S. (1999, August). Technology and design challenges for low power and high performance. In Proceedings of the 1999 International Symposium on Low Power Electronics and Design (pp. 163-168).
19. De, V., & Borkar, S. (2000, March). Low power and high-performance design challenges in future technologies. In Proceedings of the 10th Great Lakes Symposium on VLSI (pp. 1-6).
20. Le Sueur, E., & Heiser, G. (2010, October). Dynamic voltage and frequency scaling: The laws of diminishing returns. In Proceedings of the 2010 International Conference on Power-aware Computing and Systems (pp. 1-8).
21. Qadri, M. Y., Gujarathi, H. S., & McDonald-Maier, K. D. (2009). Low Power Processor Architectures and Contemporary Techniques for Power Optimization–A Review. Journal of Computers, 4(10), 927-942.
22. Rabaey, J. M., & Pedram, M. (Eds.). (2012). Low power design methodologies (Vol. 336). Springer Science & Business Media.