

E-ISSN: 2582-2160 • Website: <u>www.ijfmr.com</u> • Email: editor@ijfmr.com

# A Review Paper on Multi-Tasking on Network on Chip(Noc)

# K Mamatha<sup>1</sup>, K Srinivasa Rao<sup>2</sup>, M Sreedhar<sup>3</sup>

<sup>1,2,3</sup>Assistant Professor Ad hoc, Department of ECE, JNTUA College of Engineering Ananthapuramu, India

### Abstract:

Now a days development of Integrated Circuit technology is composed of multiple cores in a single chip called System on Chip (SoC). The technology has advanced from to single to multi core so as to improve the performance. These require effective communication, High performance, flexibility, scalability and design friendly interconnection. Before the initiation of Network on Chip (NoC), interconnection is based on wire and they cannot encounter ever increasing demand for on chip systems due to lack of scalability. NoC has several advantages such as high bandwidth, low power consumption and scalability. The interconnection among multiple cores on a chip have impact on communication and performance of chip design in terms of collision occurrence, noise, and pocket loss ratio and delay. Therefore, it is valuable studying the different multitasking algorithms. This paper reviews the widespread NoC algorithms and also few recent inclinations in interconnection networks. The area, power consumption, design complexity and congestion are studied to review the performance and summarize their merits.

Index Terms - Network on Chip, System on Chip, Bandwidth, Multitasking, Congestion, Fault tolerant.

### I. Introduction:

Network on chip-based communication subsystem on microchip between modules in a system on chip these modules are semiconductor IP cores [1]. Network on chip is router-based packet switching between SoC modules, network-based methods are applied for on chip communication and bring notable improvements over conventional bus and crossbar architecture, network on chip come in many topologies many are still experimental. It improves scalability and efficiency compare to other subsystem designs, NoC span clock domain crossing and supports globally asynchronous locally synchronous architecture, NoC typically modelled as sparse small world networks and scale free networks to limit the number, length, area and power efficiency of interconnecting wire and point to point communications and coming to network topology[2] topology influences latency and power consumption so it determines the number of paths between nodes so it affects traffic distribution. When the number of processing elements in a system on chip rises and their power, area, and latency all increase, it becomes a significant issue. It becomes difficult to control numerous processing components on a single chip [3]. Designing a system on a chip for communication is a risky endeavor nowadays. When intellectual property cores are connected via a point-to-point connection or bus-based connectivity, it results in high power consumption, immeasurable delays, and critical synchronization errors. Network on Chip is a promising alternative architecture to conventional techniques for managing system on chip complexity. In comparison to older techniques, network on chip can provide higher scalability, low power consumption, reuse, and calculation



of predictable delays. present-day system on chip as shown in figure1. NoC-based multiprocessor system on chip are two types of networks on chips that is heterogeneous and homogeneous network on chips. Both designs offer more area saving of 25% heterogeneous Network on chip design process with end-toend latency constraints of 0. Figure 1 demonstrates how different processing units and a local router connected to distinct IP cores are integrated in a heterogeneous network on chip [3]. Each router had connections to nearby routers. Each router generates the address to reach the source to destination node via network interface (NI), which may be a CPU or DSP module, video processor, embedded memory block, etc. Heterogeneous IP cores can also be CPU or DSP modules, embedded memory blocks, etc. [2]. The router made the decision to travel there. The main issues include performance between communication cores, packet transmission, address generation, network interface generation between cores, and connectivity between local routers. The features of network on chip depend on the latency of communication, the speed and power of its components, the size of the network, and the buffer length, number of calculation components are the significant difficulties for current electronic Devices.



Figure-1. Network on Chip based Multiprocessor System on Chip (NoC based MPSoCs)

### **II.** Review of Some Recent multitasking algorithms:

Albert Mestres proposes the {Broadcast, Reliability, Sensing} protocol, it exploits the certainty if wireless network on chip conditions to meet grateful requirements BSR-MAC is pliable and engage a collision detection and notify scheme that measures with the number of receivers, building it practical with broadcast communication scheme the introduced protocol designed and judged.it looks an unmistakable dormancy shows regarding wired on chip organizations and remote organization on chips with token Passing convention for the very much established conveyance of transmission traffic in remote organization on chips[5]. The plan highlights are introduction-based crash discovery and versatile negative recognized plan's Macintosh accomplishes a throughput 27% higher than regular transporter sense different access convention [5].

ANavonil Chatterjee proposed shortcoming lenient calculation for asset doling out a continuous unique framework where errand of utilizations are not known and it an earlier on slack time refreshing undertaking for time imperatives which carefully executes and design where the assignment of uses are not known. Flexible season of approaching errands have been used the application planning season of calculation to blame lenient plan to dole out an earlier undertaking for the impact of easing transient issues, so it assists with further developing the cutoff time fulfillment of undertaking and relieve the energy [10]. While looking at past works proposed calculation accomplishes 19.8%,43.5% and 85.8% improvement and



E-ISSN: 2582-2160 • Website: <u>www.ijfmr.com</u> • Email: editor@ijfmr.com

energy utilization is diminished 29.1% so it influences the cutoff time and energy execution of use do given network on chip it inferred that it appropriate for dynamic situations of shortcoming open minded drifters [10].

Atef Dorai present the blend of crash the executives engineering associated with network on chip. The crash aversion calculations are acquainted with compare the heap between all switches and associated with joins. this engineering shows high timing in FPGA framework correspondences [9]. In such manner it gives high proficiency guideline of the impact the board plan to organize on chip. this design is picked for the kind of entomb FPGA correspondence prerequisites. Presented impact the board plan and it comprises of Passages to send bundles between FPGA joins, Access convention deal with the crashes and timetable admittance to passageways [9]. It incorporates the two calculations, backoff calculation conveys arbitrarily access and weighted cooperative calculations. The utilization of passageway diminishes number of outside joins. What's more, conceivable to send a huge size of organization on chip on FPGA [9]. The tests assessed on existing NoC exhibits both clog calculations are productive and relies upon the deals.

Farhad Rad proposed a thought remote organization on chip in multicore framework handling components offers high-limit remote connections cuts down dormancy for multi jump correspondences and cradle size of handling components restricted, traffic burdens and blockage emerge [16]. also, network is corrupted remorselessly within the sight of head of line impeding. Stream control and falling instruments assumes significant part for refining show of WINoCs. A stream control is to be dependent upon dynamic line the executive's calculation these are assessed under digit praise traffic designs alongside parcel infusion rate, results show influence on boundaries called idleness and throughput separated from immersion bundle rate in WINoC with handling components further developed around 33% and around half piece balance traffic designs [16]. Remote NoCs are high data transfer capacity and low dormancy joins because of restricted cradle size of handling components and number of channels and clog happen [16].

Wei Quan. Presents half breed task planning calculation that partners static planning investigation and dynamic planning advancement to achieve overall improvement of framework capability [4] .in these calculation gauge utilizing MPSoC with continuous applications which results are uncover the outcome of proposed calculation on partner with runtime calculations. planning show approaches have normal execution from 45.9% to 105.9% and furthermore energy investment funds from 14.6% to 23.5%. This idea consists of design time preparation, runtime mapping initialization and runtime mapping customization. the design time preparation attained best mapping for every application so it achieved best performance than remaining mapping optimization [4]. At runtime the mapping inauguration process dynamically enhances the mapping of running applications with the goal of throughput under the energy budget. comparison of evaluated algorithm with other mapping algorithm. Results indicate the performance improvements and energy savings are simultaneously active [4].

Suraj Paul projected better cutoff time and energy mindful unique errand planning and booking calculation for multicore stage. A far-reaching evaluation of the introduction of calculation has been carried out various sorts of uses. While allocating undertakings to handling components by the utilization of slack time it delivers a normal of 28% saving in correspondence energy thought about adjoining calculations. The proposed algorithm incorporates task mitigation and improvements for the quality of solution. By the conduction of different types of application, its principal's deadline satisfaction, communication energy latency associated to other task sharing. The introduced algorithm active for online resource allocation and also it shows that further improve the quality of solutions to extend the it considered heterogeneous



E-ISSN: 2582-2160 • Website: <u>www.ijfmr.com</u> • Email: editor@ijfmr.com

multicore platform and it reaches high deadline satisfaction compared to other. For future direction designs executing sporadic and aperiodic tasks over many periods to deadline satisfaction.

Navonil Chatterjee. Projected issue lenient powerful answer for control of use planning and booking for network on chip in view of multicore [12]. The presented calculation offers combined planning and booking technique for continuous framework to comply with time constraint and reducing correspondence energy. Asset distribution with task overt repetitiveness decides the disappointment inclined centers in the framework by utilizing replication strategy and dependability ought to be execute on network on chip. Compared to other techniques introduced techniques performs 56.95% reduction in task implementation and improves 31% communication energy [12]. Proposed algorithms give enhanced performance in deadline satisfaction, re execution and communication energy. The future work classifies as placement, fault tolerance and traffic management extension considered heterogeneous multicore platform [12].

| BSR-MAC<br>e throughput<br>on rates and<br>best latency<br>apacity |
|--|
| on rates and<br>best latency                                       |
| best latency   |
| -  |
| pacity   |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
| orithms best   |
| pping and  |
| res complex  |
| ses network  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |

#### **III.** Comparison table for algorithms of multitasking:



E-ISSN: 2582-2160 • Website: <u>www.ijfmr.com</u> • Email: editor@ijfmr.com

|                           | <b>NT 11</b> |                           |  |
|---------------------------|--------------|---------------------------|--|
| Fault-Tolerant dynamic    | Navonil      | FA-DRA algorithm          | The following problems are identified    |
| task mapping and          | Chatterje    | shows that to achieve     | by FA-DRA algorithm                      |
| scheduling for network    | e            | the deadline satisfaction | They are:                                |
| on chip based multicore   |              | by average reduction in   | 1.Faulty acceptance and placement of     |
| platform, Association for |              | task execution and        | manager core                             |
| computing machinery       |              | improvement of            | 2. traffic management on workload        |
| New York NY united        |              | communication energy.     | 3.Heterogenous multicore platform is     |
| states (ACM),2017         |              |                           | taking into the consideration of         |
|                           |              |                           | extension of present work.               |
| A novel architecture for  | Atef         | Integration of collision  | In this idea contains two kinds of       |
| inter FPGA traffic        | Dorai        | management                | collision management algorithms          |
| collision management,     |              | architecture is coupled   | among these timing analyses was          |
| IEEE Transactions,2014    |              | with NoC. The             | done but it allows only limited          |
|                           |              | architecture of           | number of users to allow at a time so    |
|                           |              | balancing the load        | it leads to reduce latency and           |
|                           |              | injected between all      | increases noise.                         |
|                           |              | routers should leads to   |  |
|                           |              | high timing               |  |
|                           |              | performance.              |  |
| Flow control and          | Farhad       | The algorithm plays an    | The best technology used for the         |
| scheduling mechanism to   | Rad          | important role in         | collision detection is idea flow control |
| improve network           |              | improving the             | and scheduling mechanism but the         |
| performance in wireless   |              | performance of WINoC.     | drawback is increase of packet           |
| NoC,                      |              | Active queue              | waiting time and decrease of             |
| IETcommunications,202     |              | management algorithm      | throughput due to unavailability of      |
| 0                         |              | and priority-based        | buffer space                             |
|                           |              | scheduling which will     |  |
|                           |              | followed by Flow          |  |
|                           |              | control scheme are        |  |
|                           |              | examined under            |  |
|                           |              | uniform and bit           |  |
|                           |              | complement traffic        |  |
|                           |              | patterns                  |  |
| Hybrid task mapping       | WEI          | The static mapping and    | The ideas of WEI QUAN only used          |
| algorithm for             | QUAN         | dynamic mapping are       | for homogenous multiprocessor            |
| heterogeneous MPSoCs,     |              | combined by Hybrid        | systems and also mapping is fixed for    |
| ACM Transactions on       |              | task mapping algorithm    | certain workload scenario                |
| embedded computing        |              | to optimize the system    |  |
| system,2015               |              | efficiency.               |  |



E-ISSN: 2582-2160 • Website: <u>www.ijfmr.com</u> • Email: editor@ijfmr.com

| Deadline and energy    | Suraj | The intelligent resource | This idea can use a server model for    |
|------------------------|-------|--------------------------|---|
| aware dynamic task     | paul  | allocation incorporates  | executing sporadic and aperiodic task   |
| mapping and scheduling |       | the task migration for   | and it sets multiple server periods to  |
| for network on chip    |       | the quality improvement  | increase deadline satisfaction so it is |
| based multi core       |       | of solution which should | time consuming process and occurs       |
| platform, journal of   |       | be done by proposed      | collisions.                             |
| systems                |       | algorithm                |   |
| architecture,2017      |       |                          |   |
|                        |       |                          |   |

### **IV.** CONCLUSION:

For a network, multi-tasking is the capability of running several applications at the same time so it is excessive impact on performance of network. the view of high performance a greater number of users satisfies the requirements but it considered cost and effort of execution. In this paper we examined some algorithms and their strengths and boundaries to overcome the drawback of the existing algorithms and recent algorithms have not been applied to practice they bring opportunities for future work.

### V. REFERENCES

- 1. Networks-on-Chip, A. Jantsch and H. Tenhunen, Eds. Norwell, MA: Kluwer, 2003.
- 2. W. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," in Proc. Des. autom. Conf., Jun. 2001, pp. 684–689.
- 3. M. Horowitz, R. Ho, and K. Mai, "The future of wires," Proc. IEEE, vol. 89, no. 4, pp. 490–504, Apr. 2001.
- 4. Wei Quan and Andy D. Pimentel. 2015. A hybrid task mapping algorithm for heterogeneous MPSoCs. ACM Trans. Embedd. Comput. Syst. 14, 1, Article 14 (January 2015), 25 pages.
- Albert Mestres and Sergi Abadal. A MAC protocol for Reliable Broadcast Communications in Wireless Network-on-Chip NoCArc 2016 October 15, 2016, Taipei, Taiwan c 2016 ACM. ISBN 978-1-4503-2138-9.
- S. Abadal, E. Alarc´on, A. Cabellos-Aparicio, and J. Torrellas. WiSync: An Architecture for Fast Synchronization through On-Chip Wireless Communication. In Proceedings of the ASPLOS '16, pages 3–17, 2016.
- 7. S. Sen, R. Roy Choudhury, and S. Nelakuditi. CSMA/CN: Carrier Sense Multiple Access with Collision Notification. In Proceedings of the MobiCom '10, pages 25–36, 2010.
- 8. X. Yu, J. Baylon, P. Wettin, et al. Architecture and Design of Multi-Channel Millimeter-Wave Wireless Network-on-Chip. IEEE Design & Test, 31(6), 2014
- 9. Atef Dorai And El-Bay Bourennane. A Novel Architecture for Inter-FPGA Traffic Collision Management, 2014 IEEE 17th International Conference on Computational Science and Engineering.
- 10. Navonil Chatterjee, Suraj Paul, Santanu Chattopadhyay, Task Mapping and Scheduling for Networkon-Chip based Multi-core Platform with Transient Faults, Journal of Systems Architecture (2018),
- J. Huang, A. Raabe, K. Huang, C. Buckl, A. Knoll, A framework for reliability-aware design exploration on mpsoc based systems, Design Automation for Embedded Systems 16 (4) (2012) 189– 220



E-ISSN: 2582-2160 • Website: <u>www.ijfmr.com</u> • Email: editor@ijfmr.com

- 12. Navonil Chatterjee, Suraj Paul, Priyajit Mukherjee, Santanu Chattopadhyay, Deadline and Energy Aware Dynamic Task Mapping and Scheduling for Network-on-Chip based Multicore Platform, Journal of Systems Architecture (2017),
- 13. A. K. Singh, M. Shafique, A. Kumar, J. Henkel, Mapping on multi/many-core systems: Survey of current and emerging trends, in: Proceedings of the 50th Annual Design Automation Conference, DAC '13, ACM, New York, NY, USA, 2013, pp. 1:1–1:10. doi:10.1145/2463209.2488734.
- V. Catania, A. Mineo, S. Monteleone, M. Palesi, D. Patti, Noxim: An open, extensible and cycleaccurate network on chip simulator, in: Application-specific Systems, Architectures and Processors (ASAP), 2015 IEEE 26th International Conference on, 2015, pp. 162–163.
- 15. Chen Wu, Chenchen Deng, Leibo Liu, Jie Han, Jiqiang Chen, Shouyi Yin, and Shaojun Wei "An Efficient Application Mapping Approach for the Co-optimization of Reliability, Energy, and Performance in Reconfigurable NoC Architectures.
- 16. Farhad Rad, Midia Reshadi, Ahmad Khademzadeh. Flow control and scheduling mechanism to improve network performance in wireless NoC. 01 August 2020 on IET Communications.
- 17. Akbar R., Safaei F., Modallalkar S.M.S.: ' A novel power efficient adaptive red-based flow control mechanism for networks-on-chip', Comput. Electr. Eng., 2016, 51, pp. 121–13.