

# Review of Low-Power CMOS Full Adder Using Hybrid Logic circuit

Dr. Priyanka Jaiswal<sup>1</sup>, Dr. Sachin Bandewar<sup>2</sup>

<sup>1</sup>Associate Professor, Department of Electronics and Communication, SRK University Bhopal

<sup>2</sup>Assistant Professor, Department of Electronic and Communication Engineering, RKDF University Bhopal, M.P, India

## Abstract

Low-power digital circuits play a crucial role in modern VLSI systems, particularly in portable and battery-powered devices. The full adder is a key arithmetic component widely used in arithmetic logic units (ALUs), multipliers, and digital signal processing systems. However, conventional CMOS full adder designs typically involve high power consumption and a large number of transistors.

This paper proposes a low-power CMOS full adder based on hybrid logic techniques. The design integrates multiple logic styles, including complementary CMOS, pass transistor logic, and transmission gate logic, to minimize power usage, reduce propagation delay, and enhance overall performance. Simulation results indicate that the proposed design achieves improved power efficiency and faster operation compared to conventional full adders, making it well-suited for high-performance VLSI applications

## 1. Introduction

Very Large-Scale Integration (VLSI) technology has made it possible to design highly complex digital systems with enhanced performance and lower power consumption. In today's electronic devices such as smartphones, laptops, and embedded systems, minimizing power usage has become a critical design objective. Arithmetic circuits, especially full adders, are fundamental components in processors, digital signal processors, and other computational units. A full adder is a combinational circuit that adds three binary inputs—two significant bits and a carry-in—and generates two outputs: the sum and carry-out. Since adders are extensively used in arithmetic operations, their efficiency has a direct impact on the overall system performance. Conventional CMOS full adder designs typically involve a high transistor count, leading to increased power consumption and propagation delay. To overcome these limitations, hybrid logic techniques are employed, which integrate multiple logic styles to reduce transistor count, enhance speed, and minimize power dissipation. As a result, the design of low-power full adders using hybrid logic has emerged as a significant area of research in VLSI circuit design.

## Methodology (Proposed Design)

### Conventional Full Adder

A standard full adder has three inputs—A-, B-, and Cin—and produces two outputs: Sum and Cout. The corresponding logic expressions are: • Sum = A ex-or B ex-or Cin • Cout = AB + B\_ Cin + A\_ CinIn

conventional CMOS implementations, a high number of transistors is required, which leads to increased power consumption.

**B. Hybrid Logic Design** The proposed full adder is designed using a hybrid logic approach that integrates multiple logic styles, including:

- Complementary CMOS logic
- Pass transistor logic (PTL)
- Transmission gate logic

By combining these techniques, the design achieves a reduction in transistor count and switching activity, while still preserving proper signal integrity and performance.

**C. Circuit Implementation**

Simulation results indicate that the proposed hybrid logic full adder offers notable performance enhancements over conventional CMOS designs. The circuit achieves lower power consumption by reducing switching activity and optimizing the use of transistors. Furthermore, the propagation delay is significantly decreased, resulting in improved operating speed.

In addition, the hybrid logic approach reduces the overall circuit area by minimizing the number of transistors required. These advantages make the proposed full adder an efficient choice for low-power, high-speed VLSI applications. The hybrid logic structure also reduces the overall area of the circuit by decreasing the number of required transistors. These improvements make the proposed design suitable for low-power and high-speed VLSI applications.

## Conclusion

This paper introduced a low-power CMOS full adder design based on hybrid logic techniques. By integrating various logic styles, the proposed approach successfully minimizes power consumption, propagation delay, and transistor count. Simulation results validate that the hybrid full adder achieves better efficiency than conventional designs. Hence, the proposed architecture is well-suited for use in arithmetic units, digital signal processors, and other VLSI systems that demand low power and high performance.

## References

1. Neil H. E. Weste and David Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Pearson Education, 2011.
2. Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic, Digital Integrated Circuits: A Design Perspective, Prentice Hall, 2003.
3. R. Jacob Baker, CMOS Circuit Design, Layout, and Simulation, IEEE Press, 2010.
4. Sung-Mo Kang and Yusuf Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, McGraw-Hill, 2003.
5. Anantha Chandrakasan and Robert W. Brodersen, Low Power Digital CMOS Design, Springer, 1995.
6. M. Shams and M. A. Bayoumi, "Performance Analysis of Low-Power 1-Bit CMOS Full Adder Cells," IEEE Transactions on VLSI Systems.
7. R. Zimmermann and W. Fichtner, "Low-Power Logic Styles: CMOS Versus Pass-Transistor Logic," IEEE Journal of Solid-State Circuits.

8. C. H. Chang, J. Gu, and M. Zhang, "A Review of 0.18  $\mu\text{m}$  Full Adder Performance for Tree Structured Arithmetic Circuits," IEEE Transactions on VLSI Systems.
9. K. Navi et al., "Low-Power and High-Speed Full Adder Cell Using Hybrid Logic," IEEE Conference on Electronics.
10. B. Ramkumar and H. M. Kittur, "Low-Power and Area Efficient Carry Select Adder," IEEE Transactions on VLSI Systems.
11. Goel, M. Elgamel, and M. Bayoumi, "Novel Hybrid Logic Full Adder Designs," IEEE International Conference on VLSI Design.
12. Institute of Electrical and Electronics Engineers, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, IEEE Publications.
13. S. Wairya, R. K. Nagaria, and S. Tiwari, "Performance Analysis of High-Speed Hybrid CMOS Full Adder Circuits," IEEE Conference Proceedings.
14. H. T. Bui et al., "Design and Analysis of Low-Power 10-Transistor Full Adder Using Pass Transistor Logic," IEEE Journal of Solid-State Circuits.
15. K. Navi and O. Kavehei, "Low-Power and High-Performance Full Adder Cells," IEEE Conference on Microelectronics.
16. N. Zhuang and H. Wu, "A New Design of the CMOS Full Adder," IEEE Journal of Solid-State Circuits.
17. C. K. Tung et al., "Low-Power High-Speed Full Adder Design Using Hybrid Logic Style," IEEE Conference on Electronics and Communication.
18. IEEE International Symposium on Circuits and Systems, Recent Advances in Low-Power VLSI Circuits, IEEE Conference Proceedings.
19. IEEE International Conference on VLSI Design, Hybrid Logic Based Arithmetic Circuits, IEEE Proceedings.
20. IEEE Solid-State Circuits Society, Advances in Low-Power CMOS Arithmetic Circuits, IEEE Publications.