
International Journal For Multidisciplinary Research
E-ISSN: 2582-2160
•
Impact Factor: 9.24
A Widely Indexed Open Access Peer Reviewed Multidisciplinary Bi-monthly Scholarly International Journal
Home
Research Paper
Submit Research Paper
Publication Guidelines
Publication Charges
Upload Documents
Track Status / Pay Fees / Download Publication Certi.
Editors & Reviewers
View All
Join as a Reviewer
Get Membership Certificate
Current Issue
Publication Archive
Conference
Publishing Conf. with IJFMR
Upcoming Conference(s) ↓
WSMCDD-2025
GSMCDD-2025
Conferences Published ↓
RBS:RH-COVID-19 (2023)
ICMRS'23
PIPRDA-2023
Contact Us
Plagiarism is checked by the leading plagiarism checker
Call for Paper
Volume 7 Issue 2
March-April 2025
Indexing Partners



















6G AND V2X: REVOLUTIONING CONNECTED VEHICLE NETWORKS
Author(s) | Mr. Rapuru Venkatesh Venky, Mr. Pydisetty Vidhya Praveen, Dr. R. Pandian |
---|---|
Country | India |
Abstract | Vehicle-to-Vehicle (V2V) communication isessential for improving road safety and optimizing trafficflow. Machine learning techniques, such as Support VectorMachines (SVM), offer an efficient method for estimatingcommunication reliability in real-time without requiring acomplete network model. In this study, Ant ColonyOptimization (ACO) was applied to enhance the trainingprocess of an SVM model for classifying V2V messagereliability. The model underwent ten-fold crossvalidationbefore being implemented using Verilog HardwareDescription Language (VHDL) for FPGA execution,enabling a cost-effective and efficient hardware solution. Byutilizing a linear SVM, the system achieved low powerconsumption, using only 1.4% of the Xilinx Artix7 FPGA’sresources. This efficiency allows multiple instances of thereliability estimation model to operate simultaneously,facilitating the monitoring of multiple vehicle links. |
Keywords | 6G Communication, V2X, V2V, Machine Learning for V2X, Support Vector Machines, Ant Colony Optimization, Reliability Estimation, Real-Time Communication, FPGA Implementation, Verilog HDL, Xilinx Artix7 FPGA |
Field | Engineering |
Published In | Volume 7, Issue 2, March-April 2025 |
Published On | 2025-04-05 |
DOI | https://doi.org/10.36948/ijfmr.2025.v07i02.40405 |
Short DOI | https://doi.org/g9dgzs |
Share this

E-ISSN 2582-2160

CrossRef DOI is assigned to each research paper published in our journal.
IJFMR DOI prefix is
10.36948/ijfmr
Downloads
All research papers published on this website are licensed under Creative Commons Attribution-ShareAlike 4.0 International License, and all rights belong to their respective authors/researchers.
