Neural Architecture Search (NAS) for Auto-Configurable SoC Designs

Author(s)	Mr. Bandi Raju, Dr. Shoban Mude
Country	India
Abstract	The increasing complexity of System-on-Chip (SoC) designs necessitates advanced techniques for automating the configuration of heterogeneous computing resources. Neural Architecture Search (NAS), a subdomain of AutoML, has emerged as a powerful tool to optimize deep neural network architectures. In this paper, we propose a novel framework that integrates NAS into the design flow of Auto-Configurable SoC architectures. By combining design-space exploration (DSE) with hardware-aware NAS algorithms, the proposed approach enables automated customization of SoC components such as accelerators, memory hierarchy, and interconnects. Experimental results demonstrate that the NAS-driven SoC design achieves significant improvements in power, performance, and area (PPA) trade-offs compared to traditional hand-crafted configurations.
Keywords	Neural Architecture Search (NAS), System-on-Chip (SoC), Design-Space Exploration (DSE), Hardware-Aware Optimization, Reinforcement Learning, Energy-Efficient Design.
Field	Engineering
Published In	Volume 7, Issue 3, May-June 2025
Published On	2025-06-28

About IJFMR Fees & Payment Current Issue Publication Archive	Submit Research Paper Track Submission Status Publication Guidelines Publication Ethics Peer Review & Plagiarism	Join as a Reviewer Editors & Reviewers Reviewer Referral Program Get Reviewer Membership Certi.	Website/Journal Policies Usage Policy Content Policies Privacy Policy

Contact Us		+91-9687-828-838	editor@ijfmr.com

International Journal For Multidisciplinary Research