International Journal For Multidisciplinary Research

E-ISSN: 2582-2160     Impact Factor: 9.24

A Widely Indexed Open Access Peer Reviewed Multidisciplinary Bi-monthly Scholarly International Journal

Call for Paper Volume 8, Issue 3 (May-June 2026) Submit your research before last 3 days of June to publish your research paper in the issue of May-June.

Design and Implementation of UART protocol using Verilog

Author(s) Mr. Vinayak Sinha, Ms. Puja Priya, Mr. Nikhil Singh Negi, Ms. Tanuja Kumari, Ms. Shreyanshi Jaiswal
Country India
Abstract The given paper introduces a novel approach which involves the design and implementation of a UART (Universal Asynchronous Receiver/Transmitter) module with FIFO (First-In-First-Out) buffering, developed using Verilog HDL and verified on a Basys 3 FPGA board through Xilinx Vivado 2023.2.) UART is a standard serial communication interface used in embedded systems for reliable data exchange.
Keywords UART · Verilog HDL · FIFO · Oversampling · Baud rate generator · FPGA · Serial communication
Field Computer > Electronics
Published In Volume 8, Issue 3, May-June 2026
Published On 2026-05-03
DOI https://doi.org/10.36948/ijfmr.2026.v08i03.77157

Share this