International Journal For Multidisciplinary Research
E-ISSN: 2582-2160
•
Impact Factor: 9.24
A Widely Indexed Open Access Peer Reviewed Multidisciplinary Bi-monthly Scholarly International Journal
Home
Research Paper
Submit Research Paper
Publication Guidelines
Publication Charges
Upload Documents
Track Status / Pay Fees / Download Publication Certi.
Editors & Reviewers
View All
Join as a Reviewer
Get Membership Certificate
Current Issue
Publication Archive
Conference
Publishing Conf. with IJFMR
Upcoming Conference(s) ↓
Conferences Published ↓
DePaul-2026
IC-AIRCM-T3-2026
NSSFIGTMA-2025
SPHERE-2025
AIMAR-2025
SVGASCA-2025
ICRTET-4
ICCE-2025
Chinai-2023
PIPRDA-2023
ICMRS'23
Contact Us
Plagiarism is checked by the leading plagiarism checker
Call for Paper
Volume 8 Issue 5
September-October 2026
Indexing Partners
Optimizing Post-Quantum Cryptography for IoT: A Lazy Reduction and Residue Number System Approach
| Author(s) | Mr. Md Sazzad Hossain |
|---|---|
| Country | United States |
| Abstract | We propose a new optimization framework for post-quantum cryptography (PQC) in IoT devices, which tackles the computational inefficiency of lattice-based cryptographic operations by employing advanced number-theoretic techniques. The proposed method merges lazy reduction and residue number systems (RNS) to reduce modular arithmetic overhead without compromising quantum resistance, which is essential for resource-limited IoT settings. Lazy reduction postpones modular operations in polynomial multiplication and number-theoretic transforms (NTT), thereby decreasing the computational depth substantially while preserving the original algebraic structure. Moreover, RNS breaks down large-integer arithmetic into parallel operations at the residue level, which removes carry propagation and supports effective execution on low-power microcontrollers. The system upholds alignment with NIST PQC standards, including CRYSTALS-Kyber, by preserving initial security parameters and hardness assumptions. Empirical assessments conducted on ARM Cortex-M4 systems show a 30% decrease in NTT computational overhead and a 22% gain in energy performance relative to standard implementations. The hardware-software co-design features ASIC-optimized NTT cores and parallel RNS arithmetic units, synthesized for 40nm CMOS technology to balance performance and power consumption. This work stands out by distinctly merging lazy reduction and RNS in lattice-based PQC, thereby delivering a practical approach to safeguard IoT ecosystems from quantum threats. The modular architecture guarantees smooth compatibility with current IoT cryptographic systems, which positions it as a suitable option for broad implementation in IoT solutions designed for long-term viability. |
| Keywords | Post-Quantum Cryptography (PQC), Internet of Things (IoT), Lattice-Based Cryptography, Lazy Reduction, Residue Number System (RNS), Number-Theoretic Transform (NTT), CRYSTALS-Kyber, NIST PQC Standards, Modular Arithmetic Optimization, ARM Cortex-M4, ASIC Optimization, Hardware-Software Co-Design, Quantum-Resistant Cryptography, Low-Power Cryptographic Systems, Parallel Arithmetic Processing, Energy-Efficient Computing, CMOS Cryptographic Architecture, Resource-Constrained Devices, Secure IoT Systems, Polynomial Multiplication Optimization |
| Field | Computer > Network / Security |
| Published In | Volume 6, Issue 5, September-October 2024 |
| Published On | 2024-10-05 |
| DOI | https://doi.org/10.36948/ijfmr.2024.v06i05.78519 |
Share this

E-ISSN 2582-2160
CrossRef DOI prefix of IJFMR is 10.36948/ijfmr
All research papers published on this website are licensed under Creative Commons Attribution-ShareAlike 4.0 International License, and all rights belong to their respective authors/researchers.
Powered by Sky Research Publication and Journals