Domino Logic Approach for 8-bit Comparator Design

Author(s)	Dr. P C Praveen Kumar, Mr. Mohammed Zain, Mr. Bukke Siva Kumar Naik, Mr. Pathangi Mokshith Rao
Country	India
Abstract	Digital comparators are widely used in digital systems for tasks requiring data comparison. Conventional comparators designed using technologies such as CMOS provide the necessary speed and accuracy required by comparator applications. However, these comparators often face limitations and trade-offs between speed and power efficiency, especially in high-frequency applications due to their complex static design. This results in higher energy consumption and reduced operational efficiency, especially in low-power and high-frequency environments. To address these limitations, this paper explores a domino CMOS logic approach to design an 8-bit comparator that reduces power consumption. This project aims to provide an alternative to conventional CMOS comparators in high-performance VLSI circuits.
Keywords	Domino Logic, Comparator, CMOS
Field	Engineering
Published In	Volume 7, Issue 2, March-April 2025
Published On	2025-04-27
DOI	https://doi.org/10.36948/ijfmr.2025.v07i02.42671
Short DOI	https://doi.org/g9gvg4

About IJFMR Fees & Payment Current Issue Publication Archive	Submit Research Paper Track Submission Status Publication Guidelines Publication Ethics Peer Review & Plagiarism	Join as a Reviewer Editors & Reviewers Reviewer Referral Program Get Reviewer Membership Certi.	Website/Journal Policies Usage Policy Content Policies Privacy Policy

Contact Us		+91-9687-828-838	editor@ijfmr.com

International Journal For Multidisciplinary Research