An Efficient and Improved Circuit Of CMOS Comparator for Various Applications

Author(s)	Mr. G Ravi Kumar, D.Naresh Kumar, M.Shravan Kumar Reddy, Dr.Santhosh Kumar Allemki
Country	India
Abstract	Now a days in digital interfacing, A/D converters, transmitting data, Squaring circuits, Phase discriminators voltage indicators and oscillating circuits. Comparators(CPs) are used to compare two voltages or currents. But when two voltages are similar then the resultant output is going to flicker between two possibilities which intends lead to the noise present in a comparator circuits are follow as unnecessary power consumption and produces a wrong result. To overcome this drawback we are designing a Two pair amplifier with an unbalanced differential stage where hysteresis concept is used to reduce the flickering of output and differential pair provides hysteresis bias current and form a current mirror of the transistor. The tpd result shows two pair comparator which will give the better performance than comparator circuit with hysteresis. This project is used in A/D converters, Squaring circuits, Phase discriminators voltage indicators and oscillating circuits. The proposed comparator is fabricated in 180nm CMOS technology using cadence virtuso software and achieves a satisfactory performance.
Keywords	CP,A/D Convertors
Field	Engineering
Published In	Volume 7, Issue 3, May-June 2025
Published On	2025-06-30
DOI	https://doi.org/10.36948/ijfmr.2025.v07i03.49870
Short DOI	https://doi.org/g9r8dh

About IJFMR Fees & Payment Current Issue Publication Archive	Submit Research Paper Track Submission Status Publication Guidelines Publication Ethics Peer Review & Plagiarism	Join as a Reviewer Editors & Reviewers Reviewer Referral Program Get Reviewer Membership Certi.	Website/Journal Policies Usage Policy Content Policies Privacy Policy

Contact Us		+91-9687-828-838	editor@ijfmr.com

International Journal For Multidisciplinary Research